

Attempt all the questions.

Q1 attempt all (20 marks)

- i. The reverse saturation current is of $20\mu A$ in a PN junction diode at room temperature. What will be its values after 20° rise in the temperature? (2 marks, BL: L3, PO: 2)
- ii. Draw the circuit of positive clipper with the offset value of 2V and explain its operation. (2 marks, BL: L2, PO: 1)
- iii. Define the stability factor and its dependency on the different parameters. (2 marks, BL: L2, PO: 1)
- iv. Derive the relation between the current gain of the CB and CE configurations of BJT. (2 marks, BL: L2, PO: 2)
- v. What is the difference between enhancement and depletion type MOSFET. (2 marks, BL: L2, PO: 1)
- vi. Find the value of drain current at Q-point if maximum drain current is 2A, applied $V_{gs} = -4V$ and pinch-off voltage is $-8V$. Validate it by showing the Q-point on the characteristics. (2 marks, BL: L3, PO: 3)
- vii. Write the name of parameters of Op-Amp and their ideal and practical values (**five at least**). (2 marks, BL: L2, PO: 1)
- viii. What do you mean by the virtual short and virtual ground condition. (2 marks, BL: L2, PO: 2)
- ix. Make an electrical circuit for performing the operation of NOT gate and validate the operation (2 marks, BL: L2, PO: 1)
- x. Draw a logic circuit for $f(A, B, C) = 1 + \bar{A}\bar{B} + A\bar{B} + ABC + ABC$. (2 marks, BL: L2, PO: 1)

Q2 (a) What are the different types of currents in the semiconductors? Explain and derive the expression for all in a PN junction diode. (2.5 marks, BL: L3, PO: 2)

(b) Determine the currents in each branch in the network shown in **Fig. A**. (2.5 marks, BL: L3, PO: 3)




Fig. A [Q2(b)]




Fig. B [Q2(c)]




Fig. C [Q2(d)]




Fig. D [Q5(a)]

PTO

(c) Draw the output waveform of the circuit shown in **Fig. B**, if output voltage is calculated across the resistance R . Also, calculate the related performance parameters, if applicable. (2.5 marks, BL: L3, PO: 3)

(d) For the Zener diode network of **Fig. C**, determine V_L , V_R , I_Z , and P_Z . (2.5 marks, BL: L3, PO: 2)

Q3 (a) Determine the Q-point for the potential divider circuit of BJT containing the circuit elements as $R_1 = 39K\Omega$, $R_2 = 3.9k\Omega$, $V_{CC} = 22V$, $R_C = 10k\Omega$, $R_E = 1.5k\Omega$, $\beta = 100$ and consider the values of coupling capacitors as $C_i = 10\mu F$, $C_o = 10\mu F$ and $C_E = 50\mu F$. (5 marks, BL: L3, PO: 2)

OR

Explain the Fixed Bias configuration and derive its stability factor. (5 marks, BL: L2, PO: 2)

(b) Explain the working and operation of Darlington pair. What is the need of multistage amplifier? (5 marks, BL: L2, PO: 1)

OR

What is the need of biasing? Explain with the characteristics and operation of BJT. (5 marks, BL: L2, PO: 1)

Q4 (a) Explain the working and operation of n -channel enhancement type of MOSFET. Draw its characteristics. What do you mean by the channel length modulation in MOSFET? (5 marks, BL: L2, PO: 1)

(b) In a self-bias configuration of a JFET, given, $V_{DD} = 20V$, $R_D = 3.3k\Omega$, $R_S = 1k\Omega$, $R_{in} = 1M\Omega$, $V_p = -6V$, $I_{DSS} = 8mA$. Determine, V_{GSQ} , I_{GQ} , V_{DS} , V_S and V_G . (5 marks, BL: L3, PO: 2)

OR

How to calculate the Q-point in potential divider configuration of JFET? (5 marks, BL: L3, PO: 2)

Q5 (a) Draw the output waveform for the circuit shown in Fig. D, $R = 2k\Omega$, $R_1 = 2\Omega$, $V_{in} = 20V$ and $V_{ref} = 2V$. (5 marks, BL: L3, PO: 2)

(b) Draw the circuit of a differentiator and explain its operation. Apply a signal $x(t) = 2 \sin(200\pi t)$ at its input and draw its output. (5 marks, BL: L3, PO: 2)

Solution manual

Q1 attempt all (20 marks)


i. The reverse saturation current is of $20\mu A$ in a PN junction diode at room temperature. What will be its values after 20° rise in the temperature? (2 marks, BL: L3, PO: 2)

Solution

Reverse current doubles for every 10° rise in the temperature. So, it is $80\mu A$.

ii Draw the circuit of positive clipper with the offset value of 2V and explain its operation. (2 marks, BL: L2, PO: 1)

Solution



iii. Define the stability factor and its dependency on the different parameters. (2 marks, BL: L2, PO: 1)

Solution

Stability factor defines the stability of collector current in transistor over the variations in the temperature dependent parameters. This can be defined in three ways as follows.

$$S = \frac{dI_c}{dI_{c0}}$$

$$S = \frac{dI_c}{d\beta}$$

$$S = \frac{dI_c}{dV_{BE}}$$

iv. Derive the relation between the current gain of the CB and CE configurations of BJT. (2 marks, BL: L2, PO: 2)

Solution

$$I_c = \alpha I_E + I_{c0}$$

$$I_c = \alpha (I_c + I_B) + I_{c0}$$

$$I_c - \alpha I_c = \alpha I_B + I_{c0}$$

$$(1 - \alpha) I_c = \alpha I_B + I_{c0}$$

$$I_c = \left(\frac{\alpha}{1 - \alpha} \right) I_B + \frac{1}{1 - \alpha} I_{c0}$$

$$I_c = \beta I_B + (1 + \beta) I_{c0}$$

Relation between currents in CB & CE Configuration.

$\beta = \frac{\alpha}{1 - \alpha}$ C.G. in C.E.

v. What is the difference between enhancement and depletion type MOSFET. (2 marks, BL: L2, PO: 1)


Solution

Channel is already formed in the depletion type of MOSFET. Channel is formed using biasing in the enhancement type of MOSFET.

vi. Find the value of drain current at Q-point if maximum drain current is 2A, applied $V_{gs} = -4V$ and pinch-off voltage is $-8V$. Validate it by showing the Q-point on the characteristics. (2 marks, BL: L3, PO: 3)

Given $V_{gs} = -4V$ & $V_p = -8V$ & $I_{DSS} = 2A$

from $I_D = I_{DSS} \left(1 - \frac{V_{gs}}{V_p} \right)^2 = 2 \left(1 - \frac{-4}{-8} \right)^2 = 2 \left(\frac{1}{2} \right)^2 = 0.5A$




vii. Write the name of parameters of Op-Amp and their ideal and practical values (five at least). (2 marks, BL: L2, PO: 1)

Solution

Parameter	Ideal OP-Amp	Practical OP-Amp
① R_i	∞	Very high
② R_o	0	Very low
③ A_v	∞	Very high
④ CMRR	∞	Very high
⑤ SR	∞	Very high
⑥ <u>Input offset</u>	0	very small

viii. What do you mean by the virtual short and virtual ground condition. (2 marks, BL: L2, PO: 2)
Solution

Virtual short/Virtual Ground




Ideally; $R_{in} = \infty$

So from; $-A_v = \frac{v_0}{v_1} \Rightarrow A_v \approx \infty$

at node (A) $\Rightarrow v_1 = 0V$

This is called virtual short/ground cond.


ix. Make an electrical circuit for performing the operation of NOT gate and validate the operation (2 marks, BL: L2, PO: 1)



V_{in}	S	Bulb
1	off	ON
1	ON	OFF

x. Draw a logic circuit for $f(A, B, C) = 1 + \bar{A}B + A\bar{B} + ABC + AB\bar{C}$. (2 marks, BL: L2, PO: 1)

from entity-



Q2 (a) What are the different types of currents in the semiconductors? Explain and derive the expression for all in a PN junction diode. (2.5=1+1.5 marks, BL: L3, PO: 2)

Drift Current - ① Holes.

① $+Q \rightarrow$ charge in the volume
 ② $\rho \rightarrow$ charge density = Q/V
 ③ holes are moving with a uniform velocity
 $v_{dp} \rightarrow$ (drift velocity of holes)

no. of holes $\Rightarrow p$
 " " $e^- \Rightarrow n$

④ $J_{p|drift} = \rho v_{dp}$ ①

$\rho = e p$ (no. of holes / electronic charge)

$J_{p|drift} = (e p) v_{dp}$ ②

$v_{dp} \rightarrow$ Drift velocity

$\mu_p \rightarrow$ mobility

$v_{dp} = \mu_p E$

$J_{p|drift} = (e p) \cdot \mu_p E$ ③

④ for e^- , $J_{n|drift} = (-e n) v_{dn}$ ④

$v_d \propto E$
 $v_d = \mu E$ (mobility)

μ_p (m.p.n) \rightarrow $\frac{e p v_{dp}}{h n E}$

$J_{n|drift} = (-e n) v_{dn} \rightarrow v_{dn} = -\mu_n E$

$J_{n|drift} = (-e n) (-\mu_n E)$

$J_{n|drift} = (e n) \mu_n E$ ⑤

$v_{dn} = -\mu_n E$ \vec{E} $\leftarrow e^-$ \vec{v}_{dn}

Total drift current - $\sigma = e(p\mu_p + n\mu_n)$

$J_{drift} = J_{p|drift} + J_{n|drift} = (e p) \mu_p E + (e n) \mu_n E$


$J_{drift} = e(p\mu_p + n\mu_n) E$ ⑥ $J_c = \sigma E$

⑦ Diffusion Current



The current that flows due to movement of charge from higher to lower concentration.

① left side has higher concentration of charge
 ② Right side has lower " " " "
 ③ Charge is moving from higher to lower concentration.

③ Diffusion Current -



- ① There is flow of charge carriers from higher to lower concentration side.
- ② The motion of charge particles generates a current which is called "Diffusion current".



- ① membrane is not broken
- ② membrane is broken.
 - (i) flow of charge from H.C. to L.C.
 - (ii) After some time charge will come under steady state or (uniformly distrib.)

net flow of charge

$$F_n = \frac{1}{2} n(-l) v_{tm} - \frac{1}{2} n(+l) v_{tm}$$

$$F_n = \frac{1}{2} [n(-l) - n(+l)] v_{tm}$$

using one dimensional Taylor's series expansion.

$$n(+l) = n(0) + l \frac{dn}{dx} + \frac{l^2}{2} \frac{d^2n}{dx^2} + \dots$$

$$n(-l) = n(0) - l \frac{dn}{dx} + \frac{l^2}{2} \frac{d^2n}{dx^2} + \dots$$

Ignore the higher order terms -

$$F_n = \frac{1}{2} v_{tm} \left[\left\{ n(0) - l \frac{dn}{dx} \right\} - \left\{ n(0) + l \frac{dn}{dx} \right\} \right]$$

$$F_n = \frac{1}{2} v_{tm} \left[-2l \frac{dn}{dx} \right] = -l v_{tm} \frac{dn}{dx}$$

$$F_n = -l v_{tm} \frac{dn}{dx} \quad \text{--- ③}$$

① for e's -

$$F_n = -l v_{tm} \frac{dn}{dx} \quad \text{--- ③}$$

$D_n \rightarrow$ diffusion coefficient

$$J_{ndiff} = e D_n \frac{dn}{dx} \quad \text{--- ④}$$

$n \rightarrow$ no. of e's

② for holes -

$$F_n = -l v_{tm} \frac{dp}{dx} \Rightarrow p \rightarrow \text{no. of holes}$$

$D_p \rightarrow$ Diffusion coeff.

$$J_{pdiff} = -e D_p \frac{dp}{dx} \quad \text{--- ⑤}$$

⑤ Total diffusion current -

$$J_{diff} = J_{pdiff} + J_{ndiff}$$

$$J_{diff} = -e D_p \frac{dp}{dx} + e D_n \frac{dn}{dx} \quad \text{--- (6)}$$


Total current in semiconductor →

$$J = J_{drift} + J_{diff}$$

$$J = e(n\mu_n + p\mu_p)\bar{E} + e D_n \frac{dn}{dx} - e D_p \frac{dp}{dx} \quad \text{--- (7)}$$

$D_p = \frac{qV_{th}}{D_n = \frac{qV_{th}}$

(b) Determine the currents in each branch in the network shown in figure 1. (2.5 marks, BL: L3, PO: 3)



Applying KVL in loop ①

$$-20 + 0.7 + 0.3 + 5.6 \times 10^3 I_1 = 0$$

$$\Rightarrow I_1 = \frac{19}{5.6} \text{ mA} = \underline{3.39 \text{ mA}}$$

In loop ②

$$I_1 - I_2 = \frac{0.3}{3.3 \times 10^3}$$


$$I_1 - I_2 = 90.90 \mu\text{A}$$

and $I_1 - I_2 = 90.9 \mu\text{A} \Rightarrow I_2 = (3.39 - 0.0909) \text{ mA} = \underline{3.2971 \text{ mA}}$

(c) Draw the output waveform of the circuit shown in Fig. B, if output voltage is calculated across the resistance R. Also, calculate the related performance parameters, if applicable. (2.5 marks, BL: L3, PO: 3)


For +ve half cycle -

D_1, D_2 & D_4 are open ckted.




For -ve half cycle -

D_1, D_2 & D_4 are short ckted.




(d) For the Zener diode network of Fig. C, determine $V_L, V_R, I_Z,$ and P_Z . (2.5 marks, BL: L3, PO: 2)

Step 1: Remove zener diode and calculate the open ckt voltage.




So, $\Rightarrow V_Z = 12 \text{ V} < V_L$

Step 2: - Since $V_L > V_Z$, hence zener diode must be replaced by the battery of value V_Z .



Q3 (a) Determine the Q-point for the potential divider circuit of BJT containing the circuit elements as $R_1 = 39k\Omega$, $R_2 = 3.9k\Omega$, $V_{CC} = 22 \text{ V}$, $R_C = 10k\Omega$, $R_E = 1.5k\Omega$, $\beta = 100$ and consider the values of coupling capacitors as $C_i = 10\mu\text{F}$, $C_o = 10\mu\text{F}$ and $C_E = 50\mu\text{F}$. (5 marks, BL: L3, PO: 2)




Solution \Rightarrow

for DC analysis, remove all capacitances.

$X_C \approx \frac{1}{\omega C} \approx \infty$


$R_{th} = \frac{39 \times 3.9}{39 + 3.9} \text{ k}\Omega$

$V_{th} = \frac{V_{CC} R_2}{R_1 + R_2} = \frac{22 \times 3.9}{39 + 3.9} \text{ V}$



OR


Explain the Fixed Bias configuration and derive its stability factor. (5 marks, BL: L2, PO: 2)



The stability factor can be calculated using the following formulation

$$S = \frac{(1 + \beta)}{\left(1 - \beta \frac{2I_B}{2I_C}\right)}$$



(b) Explain the working and operation of Darlington pair. What is the need of multistage amplifier? (5 marks, BL: L2, PO: 1)



OR


What is the need of biasing? Explain with the characteristics and operation of BJT. (5 marks, BL: L2, PO: 1)

Quiescent Point / Q-Point (operating point of BJT) →



① DC-load line → used for the selection of operating point of the device.

→ If Q-Point is selected in middle of DC load line such that voltage & current lie in the active region, the device operates well.




If Q-point is selected away from the middle of the DC load line there is a chance of clipping of the waveform of voltage or current.

Q4 (a) Explain the working and operation of n-channel enhancement type of MOSFET. Draw its characteristics. What do you mean by the channel length modulation in MOSFET? (5=2+2+1 marks, BL: L2, PO: 1)

② Enhancement type MOSFET → (i) n-channel (ii) P-channel.

① n-channel -




① $V_{GS} = 0V$

② $V_{GS} \Rightarrow +ve V, V_{DS} \Rightarrow +ve$
→ channel is formed due to accumulation of e^- s near the gate terminal.

③ $V_{GS} \Rightarrow -ve, V_{DS}$

e^- of channel region will be repleled and depletion region will be created.

Transfer characteristics -



Variation in the length of the channel by applying the voltage on Gate terminal is called as channel length modulation.

(b) In a self-bias configuration of a JFET, given, $V_{DD} = 20V, R_D = 3.3k\Omega, R_S = 1k\Omega, R_m = 1M\Omega, V_p = -6V, I_{DSS} = 8mA$. Determine, $V_{GSQ}, I_{GQ}, V_{DS}, V_S$ and V_G . (5 marks, BL: L3, PO: 2)

Q.

$I_D = I_S |_{R_g=0}$
 $V_{GS} = -I_D \cdot R_S$
 $I_D = \frac{I_{DSS}}{2} \approx \frac{8}{2} = 4mA$
 $V_{GS} = -4 \times 10^{-3} \times 10^3 = -4V$

Determine - $V_{GSQ}, I_{DQ}, V_{DS}, V_S, V_G$

$V_S = I_S R_S = I_D R_S$
 $V_G = 0V$
 $V_{DS} = V_D - V_S \Rightarrow 2.8 - 20 = -V_S$
 OR $V_D = 20V \Rightarrow V_S = 17.2V$

$-20 + I_D \times 3.3 \times 10^3 + V_{DS} + 10^3 I_D = 0$
 $V_{DS} = 2.8V$

How to calculate the Q-point in potential divider configuration of JFET? (5 marks, BL: L3, PO: 2)

③ Potential divider biasing (JFET) →

$I_{G} \approx 0 \Rightarrow I_D \approx I_S$

DC Analysis


Thermi'n's theorem

$V_G = + \frac{V_{DD} R_2}{R_1 + R_2}$
 $-V_G + V_{GS} + I_D R_S = 0$
 $V_{GS} = V_G - I_D R_S \quad \text{--- (1)}$

Conditions

$-V_{DD} + I_D R_D + V_{DS} + I_D R_S = 0$ ① $I_D = 0$
 $V_{GS} = \pm V_G$
 $\Rightarrow V_{DS} = V_{DD} - I_D (R_D + R_S)$ ② $V_{GS} = 0$
 $0 = V_G - I_D R_S \Rightarrow I_D = \frac{V_G}{R_S}$

Q5 (a) Draw the output waveform for the circuit shown in Fig. D, $R = 2k\Omega$, $R_1 = 2\Omega$, $V_{in} = 20V$ and $V_{ref} = 2V$. (5 marks, BL: L3, PO: 2)





at node (A) \rightarrow

$$V_A = 2V$$


\rightarrow Diode 'D' is forward biased and provides a short ckted path to resistive network. This makes a ckt as shown in Fig. (A).

$$\text{Thus } \underline{V_o = V_{ref} = 2V}$$



(b) Draw the circuit of a differentiator and explain its operation. Apply a signal $x(t) = 2 \sin(200\pi t)$ at its input and draw its output. (5=3+2 marks, BL: L3, PO: 2)

Differentiator - (capacitor in position)



$$(A) \Rightarrow I_1 = I_2 \Rightarrow C \frac{d(V_i - 0)}{dt} = \frac{0 - V_o}{R}$$

$$\Rightarrow \underline{V_o = -RC \frac{dV_i}{dt}}$$

Q. $V_i = \sin t$, calculate V_o for a differentiator ckt.

$$\underline{V_o = -RC \cos t}$$

Q. $V_i = \sin t - \cos t \Rightarrow V_o = ?$

for inverting type of differentiator -

$$V_o = -RC \frac{dV_o}{dt} \Rightarrow \text{suppose } RC = 1$$

$$V_o = -2 \cos(200\pi t) \times 200\pi = -400\pi \cos(200\pi t)$$